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Advanced Modulation Technology Development
application specific Integrated circuit





multi-channel demultlplexer and demodulator
monolithic microwave Integrated circuit
modulator/demodulator
surface acoustic wave
time division multiple access /








• COSTS AND DURATION
• PROOF-OF-CONCEPT MODEL BLOCK DIAGRAM
• PROOF-OF-CONCEPT MODEL PHYSICAL CONFIG.
• PERFORMANCE OF POC MODEL
• CONCLUSIONS OF PROGRAM




• Develop a proof-of-concept uplink modulation system which
will significantly increase the bandwidth efficiency of a
TDMA uplink system
• Maintain present performance levels
° POC model should exhibit potential for low weight and
power consumption
\
SALIENT REQUIREMENTS FROM RFP:
• Bandwidth Efficiency > 2 bits/sec/Hz
• Implementation loss < 2 dB
• 1 dB degradation in 20 db ACI or CCI
• TDMA burst mode with preamble < 100 bit periods




• Nyquist filter with rolloff factor of 0.2
• CCI spec requires forward error correction coding
• Mostly digital mechanization for eventual ASIC design
PHASES:
• Refine preliminary design
• Develop preliminary design
• Build and test breadboard
• Plan, specify, and lab POC model
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• CONCEPT OF THE POWER AND BANDWIDTH EFFICIENT
SATELLITE DEMODULATOR HAS BEEN PROVEN WITHIN
THE BUDGETARY CONSTRAINTS OF THE PROGRAM
• BANDWIDTH EFFICIENCY COULD BE DEMONSTRATED
(I.E., ACI SPEC MET) THROUGH FILTER IMPROVEMENTS
• POWER EFFICIENCY COULD BE DEMONSTRATED (I.E.,
BER SPEC MET IN AWGN) THROUGH IMPROVEMENTS IN
CLOCK RECOVERY LOOP AND FILTERS
• DIGITAL PORTION OF THE SATELLITE DEMODULATOR
COULD BE REALIZED IN TWO GATE ARRAYS PLUS SOME
MEMORY CHIPS, ANALOG PORTION COULD BE GREATLY
REDUCED IN SIZE AND WEIGHT BY UTILIZING SAW
FILTERS AND AN MMIC QUADRATURE DETECTOR




• CONTINUE SATELLITE MODEM DEVELOPMENT IN COMPACT
FORM
(A) ASIC REALIZATION OF DIGITAL PORTION (TWO ECL GATE
ARRAYS)
(B) DEVELOPMENT OF STEEP SKIRTED NYQUIST FILTERS IN
SAW TECHNOLOGY AT ABOUT 300 MHz
(C) MMIC OR HYBRID QUADRATURE DETECTOR AND LO
• CONTINUE DEVELOPMENT OF SATELLITE CODEC IN ASIC




f SPECIFICATIONS OF POC MODEL
PARAMETER VALUE 1 L_T SPI_C NO
OR _IE'I IRR) 0IF
DE I'ERM I N I N(3
('OMI'I.IANCE
Bandwidth Efficiency > 2 Bils/acc/llz I
Bit Rile 240 MbpI by design
Channel Spacing 96 M|lz by dcsiwn
Transmhssion Mode TDMA by design
Fflme Length I m_t by dei, ign
Pret.ible (CW portion} ]2 symh_ht by design
(UW portion) 8 symbots
Receive Frequtncy 3.373056 GIIz±ISKH/ by design
Input level it receiver flher -30 dBmi05 dB by dcsilln
P.ER tt E_No=2t dB < 5 • I0 7 2
Dciradation D.Je to +20 dB ACI < I dB 3
Dcgfadalioe Du¢ to -20 d9 CCI < I dB 3
P_obabihiy of bit error due Io
missing unique wold < I • 10 `7 it Es,tNo =13 dB by computlllon
(4)
ProblblUty of Cirriel Cytle Slip <TODa_Ea/No=TBDdB 5
Bil-I_ming Jiller < 125 ps RMS 6
Probability of Clock Cycle Slip <TBD_E,t/No=TBDdEI 7
Minimum Guttrd Time Between Bursls 25 ns
by design of STE J
/ --.,,





















SIMULATIONS OF DEMOD AND DECODER PERFORMANCE
WITH DRIFT AND CCI
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SIGNAL SPECTRA SHOWING CO-CHANNEL AND
ADJACENT-CHANNEL INTERFERENCES
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AMTD INTERFERENCE AND NOISE TEST SET CHASSIS
TESTOUT
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Figure 1 Interference/Noise Generator Block Diagram
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_'- MECHANICAL CONFIGURATION OF NYQUIST FILTERS "_
9 Pole Dielectric Resonator Filter
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TRANSMITTER FILTER OUTPUT SPECTRUM
J
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RECEIVER FILTER OUTPUT SPECTRUM
J
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EYE PATTERN AT 'T' SIDE OF QUADRATURE DETECTOR













Data from "ACCEPTANCETEST DATA 5-24"
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f BER VERSUS CARRIER FREQUENCY OFFSET
NOTE: CLOCKOFF5ET <2HZ
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BER VERSUS ES/NO IN CCI
bEl
Data from "ACCEPTANCETESTDATA 5-24"
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f BER VERSUS Es/No IN ACI FOR 112 MHz SPACING
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INPUT SPECTRUM TO RECEIVER WITH +20 dB ACI AT _+112 MHz
J
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